## Physics 323

## Experiment \# 8-Small Signal Amplifier

## Purpose

You will design a small signal amplifier to match a set of specifications. You will use the same transistor that you used in the previous two labs.

## Prelab



Figure 1: The model circuit for your small signal amplifier
Here are the specifications for your amplifier (in roughly the order you will need to consider them for the design).

1. DC potential available at $V_{C C}=-12 \mathrm{~V}$
2. For stability $-V_{E}=1 \mathrm{~V}$ (a quiescent value)
3. Base voltage range $-V_{B}=1.15-1.20 \mathrm{~V}$
4. Current through $R_{1}: R_{2}$ network greater than $10 \times I_{B}$
5. Load resistance $2 \mathrm{k} \Omega$
6. Source characteristics: $R_{S}=2 \mathrm{k} \Omega$ with an output of $\mathrm{v}_{\mathrm{s}}=10 \mathrm{mV}$ into the $2 \mathrm{k} \Omega$ resistor.
7. $v_{l} / v_{s}$ (source to load voltage gain) $>22 \mathrm{~dB}$
8. Low frequency cut-off 90 Hz

Note: I am trying to stick with the convention of negatively-labeled variables for DC (capitalized) voltages and currents for the pnp transistor. This means you will have formulas that have lots of negative signs but when you put in the numbers those extra signs should disappear.

Here is what you need to do:

1. Pick a $-V_{C}$ to give you the maximum available "swing voltage" knowing that you want to keep - $V_{C E}$ large enough to stay out of the saturation region on the output characteristics (look at your plot from Experiment \#6) and you want to keep $-V_{E}=1$ V. (See page 424 and pages 407-410.) I also included a 1 V margin for $-V_{C C}$.

This results in the following formula

$$
-V_{C}=\frac{\left(-V_{C C}-1\right)+\left(-V_{E, \min }+\left(-V_{C E, \min }\right)\right)}{2}
$$

With the assumption that all of the voltage variables are labeled with a negative sign. So the numbers that you put in for the negatively labeled variable should be positive e.g.

$$
-V_{C}=\frac{\left(-V_{C C}-1\right)+\left(-V_{E, \min }+\left(-V_{C E, \min }\right)\right)}{2}=\frac{(12-1)+(1+0.5)}{2}=\frac{11+1.5}{2}=6.25
$$

2. Pick $-I_{C}$ so you have a good operating point (again pages $407-410$ will help guide you and if you are really stuck just go with experience). If you want to draw a load line the $y=m x+b$ form is

$$
-I_{C}=\frac{-1}{R_{E}+R_{C}}\left(-V_{C E}\right)+\frac{-V_{C C}}{R_{E}+R_{C}}
$$

The load line will intersecting the operating point that you choose and the point $-V_{C E}=-V_{C C}$ on the $x$-axis of the output characteristic $\left(-I_{C}=0\right)$. Using a ruler to rotate around the point $\left(-V_{C C}, 0\right)$ is useful.
3. Now you know $-V_{C E},-I_{C}$, and $-V_{C C}$ you can determine $R_{E}+R_{C}$.
4. Since you know $-V_{E}$ and $-I_{C}$ you can determine $R_{E}$ (and $R_{C}$ ).
5. Since you know $-I_{C}$ and $h_{F E}$ you can determine $-I_{B}$. (Find $h_{F E}$ from your measurements in Lab \#6; it probably best to use a value for $h_{F E}$ that is at your operating point i.e. $-I_{C} /-I_{B}$ rather than the multimeter value.)
6. Now find the lower limit for $R_{1}+R_{2}$ given the limit on the minimum current through this network (Specification \#4 above) e.g. suppose that $-I_{B}=14 \mu \mathrm{~A}$, you want at least 140 mA to pass through the $R_{1}$ and $R_{2}$ voltage divider. The voltage across the divider is $-V_{C C}$ so the maximum permissible sum for $R_{1}+R_{2}$ is

$$
\left(R_{1}+R_{2}\right)_{\max }=\frac{-V_{C C}}{10\left(-I_{B}\right)}=\frac{12 \mathrm{~V}}{0.14 \mathrm{~mA}}=86 \mathrm{k} \Omega
$$

7. Find the desired value of $-V_{B E}$ from the input characteristic and hence the desired $-V_{B}$.
8. Find the ratio of $R_{1}$ and $R_{2}$ to give the correct base voltage.

$$
\frac{R_{1}}{R_{2}}=\frac{-V_{C C}}{-V_{B}}-1
$$

(don't let $R_{2}$ get too small or your input resistance will get to small!)
9. Now determine appropriate values for $R_{1}$ and $R_{2}$. Calling the results of the two previous formulas sum and ratio we find the optimum values

$$
\begin{aligned}
& R_{1, \max }=\operatorname{sum}\left(\frac{\text { ratio }}{1+\text { ratio }}\right) \\
& R_{2, \max }=\frac{R_{1, \max }}{\text { ratio }}=\frac{\text { sum }}{1+\text { ratio }}
\end{aligned}
$$

These are guides; once you have these calculations just try and choose resistor values that are close. Err on the side of making $R_{1}$ slightly smaller ( 10 to $15 \%$ isn't a problem) and then choose $R_{2}$ to get the correct ratio.
10. There isn't a specified upper limit for the voltage gain and there are going to be significant loading effects (Why? You should have a very precise answer to this question!) To maximize the gain we will use the decoupling capacitor $C_{E}$ which will determine the low frequency cutoff (note: not the same cutoff that comes from the coupling capacitor that I had you measure last week). Determine $g_{m}=h_{F E} / h_{i e}$ from Experiment \#6. Now $r_{e}=1 / g_{m}$. The lower frequency cutoff is given in the specifications. Use formula 18.23 to determine the lower limit for $C_{E}$.
11. I have chosen values for the coupling capacitors that suit your needs. They shouldn't effect any of the measurements in the $20 \mathrm{~Hz}-500 \mathrm{kHz}$ frequency range.
12. Once this is complete predict the voltage gain that comes from the ratio of voltage applied to the load to the voltage from the source (i.e loading effects at the input and output are included). This calculation involves effective input and output small signal resistances which I have labeled with single primes (')

$$
\begin{aligned}
& R_{i}^{\prime}=R_{1} / / R_{2} / / h_{i e} \\
& R_{o}^{\prime}=R_{C} / /\left(h_{o e}\right)^{-1} \\
& \frac{v_{l}}{v_{s}}=-g_{m} R_{o}^{\prime}\left(\frac{R_{i}^{\prime}}{R_{S}+R_{i}^{\prime}}\right)\left(\frac{R_{L}}{R_{L}+R_{o}^{\prime}}\right)
\end{aligned}
$$

The fractions in the final expression are voltage divider terms. (yes, you need to find $h_{o e}$ from the slope of the output curves in Exp. 6.)
13. Also predict the current gain $i_{l} i_{s}$. You will be using different effective resistances that I have labeled with double primes

$$
\begin{aligned}
& R_{i}^{\prime \prime}=R_{1} / / R_{2} \\
& R_{o}^{\prime \prime}=R_{C} / /\left(h_{o e}\right)^{-1} \\
& \frac{i_{l}}{i_{s}}=-h_{F E}\left(\frac{R_{i}^{\prime \prime}}{R_{i}^{\prime \prime}+h_{i e}}\right)\left(\frac{R_{o}^{\prime \prime}}{R_{o}^{\prime \prime}+R_{L}}\right)
\end{aligned}
$$

The fractions in the final expression are now current divider terms. In my experience this prediction for current gain will be closer to the measured value than the voltage gain prediction since uncertainties in $h_{i e}$ play a smaller role.
14. The small signal input impedance is given by the expression for $R_{i}$ ' and the small signal output impedance is given by the expression for $R_{o}{ }^{\prime \prime}$ or $R_{i}{ }^{\prime}$ (same expression). Calculate both of them if you haven't already.

## Lab

Construct the bias circuit for the amplifier. Measure and compare the Q-point values to your prediction. Use a Simpson meter for the measurement of base current but remove it when you are finished. Make sure everything makes sense before making the AC measurements!

Now connect the wave generator with $R_{S}$ to the input and $R_{L}$ to the output. In order to get $v_{s}$ $=10 \mathrm{mV}$ peak-to-peak you will need to turn the wave generator amplitude to its minimum setting and use both -20 dB controls. Set the frequency to 2 kHz . Measure the voltage gain $A_{v}=\left(v_{l} / v_{s}\right)$, the current gain $A_{I}=i_{l} i_{s}$, the effective input resistance, and the effective output resistance. Also by measuring $V_{E}$ verify that the AC component is shorted out by the decoupling capacitor. If you get confused try simplifying the circuit until you understand what you are measuring.

Measure gain and phase responses for your amplifier for the frequency range $20 \mathrm{~Hz}-500$ kHz . You do not need to make a lot of measurements "mid-band" where the gain doesn't change but take more measurements near the low and high frequency cutoffs so that you can estimate the cutoff frequencies from your graphs. You should be able to see the upper frequency cutoff that comes from the stray capacitance in the transistor. Make an estimate of that capacitance. Make a plot of dB gain vs $\log f$ and phase vs $\log f$. Since the basic amplifier is inverting you will expect the phase to be $180^{\circ}$ in the mid-band. What is the bandwidth of the amplifier?

